Clock Synchronous Reset and Skew Calibration of 65gs/s ADCs in A Multi-Lane Coherent Receiver
ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)(2018)
Key words
time-interleaved ADC,clock synchronous reset,skew calibration,coherent receiver
AI Read Science
Must-Reading Tree
Example

Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined