TriZone: A Design of MLC STT-RAM Cache for Combined Performance, Energy, and Reliability Optimizations.

Zihao Liu,Mengjie Mao,Tao Liu,Xue Wang,Wujie Wen,Yiran Chen,Hai Li,Danghui Wang,Yukui Pei,Ning Ge

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems（2018）

引用 6|浏览58

暂无评分

摘要

Spin-transfer torque random access memory (STT-RAM) is a promising technology for future nonvolatile caches and memories. To increase the storage density, multilevel cell (MLC) technique was recently introduced to STT-RAM designs at the cost of degraded access speed, reliability, and energy efficiency. Existing MLC STT-RAM cache architectures primarily focus on the performance and energy optimizat...

查看译文

关键词

Random access memory,Resistance,Magnetic tunneling,Reliability engineering,Computer architecture,Microprocessors

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要