Power-Aware Hevc Compression Through Asymmetric Jpeg Xs Frame Buffer Compression
2018 25TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP)(2018)
摘要
With the emergence of UHD video, reference frame buffers (FBs) inside HEVC-like encoder and decoder chips have to sustain huge bandwidth. The power consumption due to the accesses to these off-chip memories accounts for a significant share of the codec's total consumption. This paper describes a JPEG XS-based frame buffer compression solution intended to decrease the FB's bandwidth, making HEVC more suitable for use in power-aware applications. As opposed to previous works, our solution compresses large picture areas (ranging from a CTU to a frame stripe) independently and is suitable for use in several data reuse strategies. According to experimental results, this work provides significant off-chip band-width and memory size reduction (DRR) at the cost of a slight rate increase. In particular, at low rates and if FBC is applied at HEVC encoder only, the DRR is as high as 83.3% with a <4% rate increase and <0.12dB quality drop on average.
更多查看译文
关键词
HEVC, JPEG XS, hardware, frame buffer compression, embedded compression
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要