Template-Based Parameterized Synthesis of Uniform Instruction-Level Abstractions for SoC Verification.

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems(2018)

引用 23|浏览51
暂无评分
摘要
Modern system-on-chip (SoC) designs comprise programmable cores, application-specific accelerators, and I/O devices. Accelerators are controlled by software/firmware and functionality is implemented by this combination of programmable cores, firmware, and accelerators. Verification of such SoCs is challenging, especially for system-level properties maintained by a combination of firmware and hardw...
更多
查看译文
关键词
Hardware,Computational modeling,Integrated circuit modeling,Microprogramming,Computer bugs,Computer architecture,Acceleration
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要