TLB Shootdown Mitigation for Low-Power Many-Core Servers with L1 Virtual Caches.

IEEE Computer Architecture Letters(2018)

引用 12|浏览46
暂无评分
摘要
Power efficiency has become one of the most important design constraints for high-performance systems. In this paper, we revisit the design of low-power virtually-addressed caches. While virtually-addressed caches enable significant power savings by obviating the need for Translation Lookaside Buffer (TLB) lookups, they suffer from several challenging design issues that curtail their widespread co...
更多
查看译文
关键词
Benchmark testing,Servers,Hardware,Registers,Computer architecture,Indexes,Coherence
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要