Standard cell library design and optimization methodology for ASAP7 PDK: (Invited paper).
ICCAD(2017)
摘要
Standard cell libraries are the foundation for the entire back-end design and optimization flow in modern application-specific integrated circuit designs. At 7nm technology node and beyond, standard cell library design and optimization is becoming increasingly difficult due to extremely complex design constraints, as described in the ASAP7 process design kit (PDK). Notable complexities include discrete transistor sizing due to FinFETs, complicated design rules from lithography and restrictive layout space from modern standard cell architectures. The design methodology presented in this paper enables efficient and high-quality standard cell library design and optimization with the ASAP7 PDK. The key techniques include exhaustive transistor sizing for cell timing optimization, transistor placement with generalized Euler paths and back-end design prototyping for library-level explorations.
更多查看译文
关键词
optimization methodology,ASAP7 PDK,optimization flow,ASAP7 process design kit,complicated design rules,modern standard cell architectures,design methodology,high-quality standard cell library design,cell timing optimization,library-level explorations,application-specific integrated circuit designs,complex design constraints,discrete transistor sizing,FinFETs,lithography,restrictive layout space,generalized Euler paths,back-end design prototyping,transistor placement,exhaustive transistor sizing,size 7.0 nm
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络