Tolerating Soft Errors in Processor Cores Using CLEAR (Cross-Layer Exploration for Architecting Resilience).

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems(2018)

引用 25|浏览102
暂无评分
摘要
We present cross-layer exploration for architecting resilience, a first of its kind framework which overcomes a major challenge in the design of digital systems that are resilient to reliability failures: achieve desired resilience targets at minimal costs (energy, power, execution time, and area) by combining resilience techniques across various layers of the system stack (circuit, logic, archite...
更多
查看译文
关键词
Resilience,Flip-flops,Benchmark testing,Computer architecture,Integrated circuit reliability,Reliability engineering
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要