Self-Adaptive Timing Repair.

IEEE Design & Test(2017)

引用 1|浏览17
暂无评分
摘要
This article describes a method to continuously monitor paths delays in an operational FPGA design and to improve slow paths by incremental partial reconfiguration. Since online delay measuring is more accurate than design time estimation, this approach allows to balance delays which can be used to improve performance or reduce power consumption. In addition, it counteracts aging effects and prolo...
更多
查看译文
关键词
Logic gates,Delays,Field programmable gate arrays,System-on-chip,Transistors,Maintenance engineering,Semiconductor device measurement
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要