Optimal Circuits for Parallel Bit Reversal.

DAC(2017)

引用 3|浏览42
暂无评分
摘要
In this paper, we develop novel parallel circuit designs for calculating the bit reversal. To perform bit reversal on 2n data words, the designs take 2k (k 更多
查看译文
关键词
parallel circuit designs,single-port buffers,single-port memory banks,continuous-flow bit reversal,parallel multipath FFT architectures,optimal circuits,parallel bit reversal,data words,memory words,2-to-1 multiplexers
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要