Practical approach to power integrity-driven design process for power-delivery networks.

IET Circuits, Devices & Systems(2016)

引用 5|浏览29
暂无评分
摘要
The authors present a practical design process that considers the power noise problem in CPU blocks for application processors used in smart TVs. The target impedance is determined by modelling the RLC circuit of a system-on-chip power net. The target impedance of a power delivery network is then determined by applying the extracted chip current profile for finalising the design budget. The author...
更多
查看译文
关键词
ball grid arrays,ceramic capacitors,circuit optimisation,digital television,integrated circuit design,integrated circuit interconnections,integrated circuit modelling,integrated circuit noise,microprocessor chips,network analysers,RLC circuits,system-on-chip
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要