An FPGA Architecture to Accelerate the Burrows Wheeler Transform by Using a Linear Sorter
IPDPS Workshops, pp. 156-161, 2016.
The Burrows-Wheeler Transform (BWT) has been used in several applications demanding high volumeof data and real-time capabilities. Current research focuses onreducing the time to compute the BWT by software or hardwaremeans. This paper presents a novel FPGA architecture basedon a Linear Sorter (LS) to efficiently calculate the BWT. Thearc...More
Full Text (Upload PDF)
PPT (Upload PPT)