Incremental layer assignment for critical path timing
DAC, pp. 85:1-85:6, 2016.
With VLSI technology nodes scaling into nanometer regime, interconnect delay plays an increasingly critical role in timing. For layer assignment, most works deal with via counts or total net delays, ignoring critical paths of each net and resulting in potential timing issues. In this paper we propose an incremental layer assignment framew...More
Full Text (Upload PDF)
PPT (Upload PPT)