A low power many-core SoC with two 32-core clusters connected by tree based NoC for multimedia applications

Hui Xu,Jun Tanabe,Hiroyuki Usui,Soichiro Hosoda,Toru Sano,Kazumasa Yamamoto,Takeshi Kodaka,Nobuhiro Nonogaki,Nau Ozaki,Takashi Miyamori

VLSIC（2012）

引用 17|浏览44

暂无评分

摘要

A low-power many-core SoC for multimedia applications is implemented in 40nm CMOS technology. Within a 210mm2 die, two 32-core clusters are integrated with dynamically reconfigurable processors, hardware accelerators, 2-channel DDR3 I/Fs, and other peripherals. Processor cores in the cluster share a 2MB L2 cache connected through a tree-based Network-on-Chip (NoC). The high scalability and low power consumption are accomplished by parallelized firmware for multimedia applications, such as the H.264 1080p 30fps decoding under 500mW and the super resolution 4K2K 15fps image processing under 800mW.

查看译文

关键词

CMOS integrated circuits,cache storage,firmware,low-power electronics,multimedia communication,network-on-chip,CMOS technology,H.264 decoding,L2 cache,dynamically reconfigurable processors,hardware accelerators,low power many-core SoC,multimedia applications,network-on-chip,parallelized firmware,power 500 mW,power 800 mW,processor cores,size 40 nm,storage capacity 2 Mbit,super resolution 4K2K image processing,tree based NoC,two-channel DDR3 I/F,

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要