A shorted global clock design for multi-GHz 3D stacked chips
VLSIC（2012）
关键词
DRAM chips,clocks,delay lock loops,silicon-on-insulator,three-dimensional integrated circuits,2-strata eDRAM test chip,3D stacked chip,DLL-based technique,IBM 45nm SOI 3D technology,clock tree,delay-locked loop circuit,global clock design,global clock distribution technique,permit at-speed testing,size 45 nm,3D chip,GHz,VLSI,clock distribution,
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要