Optimizing Delay Tests at the Memory Boundary
2015 IEEE International Test Conference (ITC)（2015）
Key words
delay test optimization,memory boundary,delay fault,integrated circuit,digital logic test,memory built-in self-test,manufacturing test suite,test pattern generation,integrated circuit design
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined