3.4 A 40/50/100Gb/s PAM-4 Ethernet transceiver in 28nm CMOS

2016 IEEE International Solid-State Circuits Conference (ISSCC)(2016)

引用 62|浏览77
暂无评分
摘要
High-speed signaling using NRZ has approached speeds above 50Gb/s where it is extremely difficult to maintain power efficiency and performance over a wide variety of channels and applications. PAM-4 is emerging as one way to increase throughput in such band-limited channels. Higher modulation formats help to address cost in optical systems by packing more bits/wavelength [1]. Strong momentum in standards to adopt PAM-4 reflects these significant trends in the industry. At the same time, migrating transceiver designs to current technology nodes have narrowed the power gap between traditional Analog and ADC-DSP-DAC-based systems for high-speed applications. These factors make ADC-based receivers a highly desirable choice, as is also the trend in wireless communications.
更多
查看译文
关键词
PAM-4 Ethernet transceiver,CMOS,high-speed signaling,NRZ,power efficiency,power performance,band-limited channel,higher modulation format,optical system,power gap,analog system,ADC-DSP-DAC-based system,high-speed applications,ADC-based receiver,wireless communication,bit rate 40 Gbit/s to 100 Gbit/s,size 28 nm
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要