An All Digital Delay Lock Loop Architecture for High Precision Timing Generator.
International Symposium on VLSI Design and Test（2015）
Key words
DLL,ADDLL,PLL,Delay Line
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined