TILA: Timing-Driven Incremental Layer Assignment

International Conference on Computer-Aided Design, pp. 110-117, 2015.

Cited by: 10|Bibtex|Views12|Links
EI

Abstract:

As VLSI technology scales to deep submicron and beyond, interconnect delay greatly limits the circuit performance. The traditional 2D global routing and subsequent net by net assignment of available empty tracks on various layers lacks a global view for timing optimization. To overcome the limitation, this paper presents a timing driven i...More

Code:

Data:

Your rating :
0

 

Tags
Comments