K-Ways Partitioning of Polyhedral Process Networks: A Multi-level Approach

IPDPS Workshops(2015)

引用 0|浏览76
暂无评分
摘要
Process Networks (PNs)-based models of computation have proven as a successful framework for describing multiple kinds of applications in the Reconfigurable Hardware (RH) domain. Due to their intrinsically parallel and reactive behavior, and well-known techniques to automatically manipulate some of their instances, they are very amenable to FPGAs. One problem associated with PNs is that the number of nodes is usually proportional with the parallel portions of computation, and a tool to automatically map tasks to FPGAs is required when multiple FPGAs are employed to improve performance (via increased parallelism). While it is possible to solve this problem in an exact manner via dynamic programming approaches, this is not the case when practical graphs are under examination, i.e. Graphs with potentially thousands nodes. In this work we extend a well-known graph partitioning technique, namely Multi-Level K-ways partitioning algorithm, in order to cope with such scenario.
更多
查看译文
关键词
polyhedral process networks,process networks-based models,reconfigurable hardware,parallel behavior,reactive behavior,FPGA,dynamic programming,graph partitioning technique,multi-level K-ways partitioning algorithm
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络