Design and allocation of loosely coupled multi-bit flip-flops for power reduction in post-placement optimization
ASP-DAC, pp. 268-273, 2016.
Merging 1-bit flip-flops into multi-bit flip-flops in the post-placement stage is one of the most effective techniques for minimizing clock power. The obstacles that hinder the merging process for multi-bit flip-flops are (1) the input and output timing constraint on every flip-flop, (2) the area constraint on every partitioned bin in the...More
Full Text (Upload PDF)
PPT (Upload PPT)