A multiobjective reconfiguration-aware scheduler for FPGA-based heterogeneous architectures
ReConFig, pp. 1-6, 2015.
Designing applications for heterogeneous systems, like Multiprocessor System-on-Chips (MPSoCs) based on Field Programmable Gate Arrays (FPGAs) is a complex task. In order to exploit all the capabilities of these systems, such as Partial Dynamic Reconfiguration (PDR) and hardware acceleration, the designer still has to develop large parts ...More
Full Text (Upload PDF)
PPT (Upload PPT)