Energy minimization in the time-space continuum
2015 International Conference on Field Programmable Technology (FPT)(2015)
摘要
Can time-multiplexing save energy? Recent theoretical work suggests that time multiplexed architectures might use less energy than fully spatial FPGAs. Spatial FPGAs conserve energy by avoiding instruction fetch, exploiting locality, and exploiting low activity on wires. However, since they dedicate physical switches and wires to a single signal, they can be larger than designs that time multiplex these physical resources. Can the area savings from time multiplexing reduce wire lengths significantly enough to provide a net win against increased switching activity and the addition of instruction energy? Mapping designs from the VTR 7 no memory benchmarks and spatial FFTs, we show that spatial FPGAs remain the most energy efficient architecture at least up to half a million 4-LUTs. We explain why this is and explore how sensitive our results are to technology and usage assumptions.
更多查看译文
关键词
energy minimization,4-input lookup tables,4-LUT,energy efficient architecture,spatial FFT,memory benchmarks,VTR 7,mapping designs,instruction energy,wire length reduction,area savings,physical switches,spatial FPGA,time multiplexed architectures,time-space continuum
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络