Mapping for Maximum Performance on FPGA DSP Blocks.

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems(2016)

引用 76|浏览72
暂无评分
摘要
The digital signal processing (DSP) blocks on modern field programmable gate arrays (FPGAs) are highly capable and support a variety of different datapath configurations. Unfortunately, inference in synthesis tools can fail to result in circuits that reach maximum DSP block throughput. We have developed a tool that maps graphs of add/sub/mult nodes to DSP blocks on Xilinx FPGAs, ensuring maximum t...
更多
查看译文
关键词
Digital signal processing,Registers,Pipelines,Field programmable gate arrays,Throughput,Computer architecture,Hardware design languages
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要