ESD design automation & methodology to prevent CDM failures in 130 & 90 nm ASIC design systems

robert proctor
robert proctor
james sundquist
james sundquist
terry lowe
terry lowe

Journal of Electrostatics, pp. 112-127, 2006.

Cited by: 7|Views19

Abstract:

Design automation tools for ESD are described that ensure robust protection at both the cell and chip level in a high-volume, highly automated ASIC design system. The Charged Device Model (CDM) failure modes discovered in the 130nm technology are described, and the design automation tools that were implemented to prevent these failures ar...More

Code:

Data:

Get fulltext within 24h
Bibtex
Your rating :
0

 

Tags
Comments