Unusual $C$ – $V$ Characteristics of High-Resistivity SOI Wafers
IEEE Electron Device Letters(2011)
摘要
The maximum capacitance for bulk or Silicon on Insulator (SOI) wafers is governed by the gate/contact area. During our capacitance-voltage (C-V) characterization of high-resistivity SOI wafers with Al contacts directly on the Si film, we observed the maximum capacitance to be much higher than that due to the contact area, suggesting bias spreading due to the distributed transmission line of the fi...
更多查看译文
关键词
Substrates,Capacitance,Logic gates,Silicon,Silicon on insulator technology,Area measurement,Doping
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要