Enhancement-Mode Inaln/Aln/Gan Hemts With 10(-12) A/Mm Leakage Current And 10(12) On/Off Current Ratio

IEEE ELECTRON DEVICE LETTERS(2011)

引用 59|浏览9
暂无评分
摘要
Postprocessing annealing in forming gas at 400 degrees C was performed on enhancement-mode lattice-matched InAlN/AlN/GaN high-electron-mobility transistors fabricated by selective etch of InAlN under a Pt gate. After postprocessing annealing, the device reverse gate leakage current decreased from 10(-7) to 10(-12) A/mm at V-gs = -1 V and V-ds = 6 V, showing an ON/OFF current ratio of 10(12) that is the highest reported value for all GaN-based transistors. The gate diode breakdown voltage was observed to increase from similar to 9 to similar to 29 V; the transistor threshold voltage was also found to shift from 0.6 to 1.2 V. All these observations indicate that an electrically thinner and more insulating interlayer is most likely formed between the Pt gate and underlying channel after postprocessing annealing, which is ascribed to multiple possible mechanisms including increase in barrier height, reduction in interface states introduced during the gate recess process, formation of a thin oxide layer, etc.
更多
查看译文
关键词
Enhancement mode (E-mode), gate leakage current, InAlN, postprocessing annealing
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要