Metrology Challenges for the Ultra‐thin SOI

Future generations of CMOS technology require aggressive scaling of SOI and BOX layer thickness. This will pose significant challenges for SOI specific metrology. Future requirements for layer thickness measurements, LPD inspection, electrical and structural characterization of SOI stack are discussed. Possible directions for future development of appropriate techniques are proposed.