Nanoelectronic circuit design and test
mag（2010）
关键词
logic gate,cmos integrated circuits,limiting factor,normal modes,fault model,fault tolerant,vlsi design,design automation,normal operator,electrical engineering,logic synthesis,circuit design,nanowires,design methodology,scaling limit,chip
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要