The Evolution Of Interconnect Management In Physical Synthesis
2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM(2009)
摘要
With the worsening of interconnects due to scaling. (lie reliance of the original physical synthesis paradigm on merely some placement of the cells in order to predict net delays no longer suffices. Practitioners have augmented this paradigm over the years with increasingly sophisticated net models in all effort to improve the accuracy of the interconnect delay predictions. In this paper. we will review these advances and motivate their natural evolution towards "guaranteed" net delays by describing a new scheme known as persistence. Although a naive implementation of persistence can result ill unroutable circuits, we will describe how persistence can be applied intelligently in an industrial flow to improve the circuit optimization without impacting its congestion.
更多查看译文
关键词
context modeling,topology,estimation,integrated circuit design,constraint optimization,testing,routing,optimization
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络