Power And Noise Aware Test Using Preliminary Estimation

2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM(2009)

引用 10|浏览7
暂无评分
摘要
Issues oil power consumption and IR-drop in testing become serious problems. Some troubles, such as tester fails clue to too much power consumption or IR-drop, test escapes due to slowed clock cycle, and so oil, can happen in test floors. In this paper, we propose a power and noise aware scan test method. In the method, power-aware DFT and power-aware ATPG are executed based on the preliminary power/noise estimation for test. Experimental results illustrate the effect of reducing IR-drop for both shift and capture mode in scan test.
更多
查看译文
关键词
clock cycle,noise reduction,design for testability,estimation,atpg,ir drop,dft,test methods,noise,automatic test pattern generation
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要