A Monolithic 2.8 V, 3.2 W Silicon Bipolar Power Amplifier With 54 % Pae At 900 Mhz

A Heinz,W Simburger, Hd Wohlmuth, P Weger,W Wilhelm,R Gabl,K Aufinger

2000 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS(2000)

引用 1|浏览3
暂无评分
摘要
This work presents a balanced two-stage monolithic power amplifier in Si bipolar technology for 0.8-1GHz. On-chip transformers are used as input-balun as well as for interstage matching. A closed-loop bias circuit is introduced to diminish break-down effects and increase the maximum usable supply voltage.The chip is operating from 2.8V to 4.5V. At 2.8V the output power is 3.2W with a power-added efficiency of 54%. The maximum output power of 7.7W with an efficiency of 57% is achieved at 4.5V supply voltage. The small-signal gain is 38dB.
更多
查看译文
关键词
circuits,impedance matching,rfic,chip,silicon,low voltage,mobile communication,si,power generation,power added efficiency,power amplifier,power transformers
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要