Composite attribute method and software to interlock semiconductor product design and manufacturing yield

Semiconductor product design content changes in recent technology nodes significantly changes yield even when the same die size is maintained. A method and software has been developed and implemented in IBM's 32 and 14nm ASIC products to track yield impacts related to content change throughout the design process so that unexpected cost impacts can be avoided.