Techniques for Fast Physical Synthesis Fast, efficient buffer design, logic transformations, and clustering components for placement are some of the techniques being used to reduce design turnaround for large, complex chips

2007.

Cited by: 0|Bibtex|Views11|

Code:

Data:

Your rating :
0

 

Tags
Comments