Process variation-aware floorplanning for 3D many-core processors

Electrical Design of Advanced Packaging and Systems Symposium(2012)

引用 2|浏览10
暂无评分
摘要
Thermal management is one of the critical issues in 3D many-core processors design. 3D many-core floorplanning has so far focused on only the configuration of cores and memories across layers. However, 3D floorplanning should also take die stack ordering into account because the characteristics of dies may vary due to growing process variations. A new 3D floorplanning approach which covers die stack ordering is proposed. The evaluation shows that peak steady state temperature is reduced by about 2 K without any overhead in manufacturing process.
更多
查看译文
关键词
integrated circuit design,integrated circuit layout,integrated circuit manufacture,multiprocessing systems,thermal management (packaging),3d floorplanning,3d many-core floorplanning,3d many-core processors design,die stack ordering,manufacturing process,memories across layers,peak steady state temperature,process variation-aware floorplanning,temperature 2 k
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要