A hardware-efficent multi-character string matching architecture using brute-force algorithm

SoC Design Conference(2009)

引用 7|浏览5
暂无评分
摘要
Due to the growth of network environment complexity, the necessity of packet payload inspection at application layer is increased. String matching, which is critical to network intrusions detection systems, inspects packet payloads and detects malicious network attacks using a set of rules. Because string matching is a computationally intensive task, hardware based string matching is required. In this paper, we propose a hardware-efficient string matching architecture using the brute-force algorithm. A process element that organizes the proposed architecture is optimized by reducing the number of the comparators. The performance of the proposed architecture is nearly equal to a previous work. The experimental results show that the proposed architecture with any process width reduces the comparator requirements in comparison with the previous work.
更多
查看译文
关键词
security of data,string matching,brute-force algorithm,computationally intensive task,hardware-efficent multicharacter string matching architecture,malicious network attacks,network intrusions detection systems,packet payload inspection,deep packet inspection,network intrusion detection system,intrusion detection,algorithm design and analysis,hardware,impedance matching,pattern matching,brute force algorithm
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要