Resource and Throughput Aware Execution Trace Analysis for Efficient Run-time Mapping on MPSoCs

IEEE Trans. on CAD of Integrated Circuits and Systems(2016)

引用 36|浏览50
暂无评分
摘要
There have been several efforts on run-time mapping of applications on Multiprocessor-Systems-on-Chip (MPSoCs). These traditional efforts perform either on-the-fly processing or use design-time analyzed results. However, on-the-fly processing often leads to low quality mappings, and design-time analysis becomes computationally costly for large-size problems and require huge storage for large number of applications. In this paper, we present a novel run-time mapping approach, where identification of an efficient mapping for a use-case is done by the online execution trace analysis of the active applications. The trace analysis facilitates for fast identification of the mapping while optimizing for the system resource usage and throughput of the active applications, leading to reduced energy consumption as well. By rapidly identifying the efficient mapping at run-time, the proposed approach overcomes the mappings’ exploration time bottleneck for large-size problems and their storage overhead problem when compared to the traditional approaches. Our experiments show that on average the exploration time to identify the mapping is reduced 14 when compared to stateof- the-art approaches and storage overhead is reduced by 92%. Additionally, energy and resource savings are achieved along with identification of high quality mapping.
更多
查看译文
关键词
embedded systems,multiprocessor-systems-on- chip (mpsocs),design space exploration,run-time mapping,throughput constraint
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要