A high-level analytical model for application specific CMP design exploration
Design, Automation & Test in Europe Conference & Exhibition（2011）
摘要
We present a high-level analytical model for chip-multiprocessors (CMPs) that encompasses processors, memory, and communication in an area-constrained, global optimization process. Applying this analytical model to the design of a symmetric CMP for speech recognition, we demonstrate a methodology for estimating model parameters prior to design exploration. Then we present an automated approach for finding the optimal high-level CMP architecture. The result is the ability to find the allocation of silicon resources for each architectural element that maximizes overall system performance. This balances the performance gains from parallelism, processor microarchitecture, and cache memory with the energy-delay costs of computation and communication.
更多查看译文
关键词
circuit optimisation,integrated circuit design,logic design,microprocessor chips,multiprocessing systems,parallel architectures,parameter estimation,resource allocation,speech recognition,CMP design exploration,cache memory,chip-multiprocessor,energy-delay cost,global optimization,high-level analytical model,model parameter estimation,optimal high-level CMP architecture,parallelism,processor microarchitecture,silicon resource allocation,speech recognition,symmetric CMP design,system performance
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要