A 0.7V 20fJ/bit inductive-coupling data link with dual-coil transmission scheme

Noriyuki Miura,Tsunaaki Shidei,Yuan Yuxiang,Shusuke Kawai,Keita Takatsu,Yuji Kiyota,Y Asano,Tadahiro Kuroda

VLSI Circuits（2010）

引用 12|浏览10

暂无评分

摘要

This paper presents a 20fJ/bit inductive-coupling data link and a 135fJ/cycle clock link operating at a 0.7V supply voltage. A dual-coil transmission scheme reduces the number of stacked transistors in a transmitter, enabling low-voltage and hence low-power operation. A test chip is fabricated in 65nm CMOS whose nominal supply voltage is 1.2V. A data rate of 1.1Gb/s and a clock rate of 3.3GHz, both with an error rate <;10-12, are achieved at the 0.7V supply voltage.

查看译文

关键词

cmos integrated circuits,low-power electronics,cmos,bit rate 1.1 gbit/s,dual-coil transmission,inductive-coupling data link,low-power operation,low-voltage operation,size 65 nm,stacked transistors,test chip,voltage 0.7 v,voltage 1.2 v,transmitters,low power electronics,energy dissipation,low voltage,error rate,bit error rate,chip

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要