A physical design study of fabscalar-generated superscalar cores

VLSI and System-on-Chip(2012)

引用 7|浏览15
暂无评分
摘要
FabScalar is a recently published tool for automatically generating superscalar cores, of different pipeline widths, depths and sizes. The output of FabScalar is a synthesizable register-transfer-level (RTL) description of the desired core. While this capability makes sophisticated cores more accessible to designers and researchers, meaningful applications require reducing RTL descriptions to physical designs. This paper presents the first systematic physical design study of FabScalar-generated superscalar cores.
更多
查看译文
关键词
integrated circuit design,microprocessor chips,FabScalar-generated superscalar cores,RTL description,synthesizable register-transfer-level description,systematic physical design
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要