Design of CNFET based ternary comparator using grouping logic

Chetan Vudadha,P Sai Phaneendra,Goutham Makkena,V Sreehari,N Moorthy Muthukrishnan,M B Srinivas

Faible Tension Faible Consommation（2012）

引用 7|浏览5

暂无评分

摘要

This paper presents a design of ternary magnitude comparator based on the CNFET (Carbon Nanotube Field Effect Transistor) ternary logic gates. Ternary logic is a promising alternative to conventional logic design because of its energy efficiency. This energy efficiency is achieved due to the reduced circuit overhead for ternary logic when compared to the conventional binary logic. The comparator design is based on prefix based design and combines ternary and binary logic gates for optimized implementation. The proposed comparator has been implemented and simulated using SPICE. Simulations results indicate that the proposed 1-bit comparator consumes 0.65μW power and has a delay of 21ps. The simulation results for comparators with different operand lengths are also presented.

查看译文

关键词

carbon nanotube field effect transistors,comparators (circuits),energy conservation,logic gates,cnfet based ternary comparator,binary logic gates,carbon nanotube field effect transistor,comparator design,energy efficiency,grouping logic,logic design,prefix based design,ternary logic gates,ternary magnitude comparator,cnfet,comparator,multivalued logic,ternary logic,threshold voltage,simulation,field effect transistor,vectors,carbon nanotube,logic gate,energy efficient

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要