A 2.4-GHz auto-calibration frequency synthesizer with on-chip built-in-self-test solution

Sadeka Ali, Margala Margala

Island of Kos(2006)

引用 6|浏览2
暂无评分
摘要
A novel single chip 2.4-GHz phase-lock loop (PLL) with auto-calibration mechanism, which is adaptive to process variation, is presented. The proposed synthesizer with self-calibration block is connected to the on-chip jitter measurement circuit. The PLL adjusts the voltage controlled oscillator (VCO) input control voltage in response to the measured jitter by the jitter measurement block. The response of the VCO is adjusted inherently towards the desired center frequency by the self-calibration process to reduce the jitter of its 2.4-GHz output for ZigBee application. This method could also be used to implement built-in-self-test for PLL. The synthesizer, designed in TSMC 0.18-mum technology, has an edge jitter standard deviation of 0.86-ps having a 20% improvement over PLL with no self-calibration. The digitally controlled VCO has a wide tuning range of 0.6-GHz. The synthesizer has a programmable frequency divider that operates with a division range of 456-496
更多
查看译文
关键词
CMOS integrated circuits,UHF integrated circuits,built-in self test,frequency dividers,frequency synthesizers,phase locked loops,voltage-controlled oscillators,0.18 micron,0.6 GHz,0.86 ps,2.4 GHz,ZigBee,autocalibration frequency synthesizer,input control voltage,on-chip built-in-self-test,on-chip jitter measurement circuit,phase-lock loop,programmable frequency divider,self-calibration block,voltage controlled oscillator
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要