Design of a CMOS VCO with two tuning inputs applied for a wideband GFSK-modulated frequency synthesizer
radio and wireless symposium（2006）
摘要
This paper describes the design considerations of a 2.4 GHz CMOS voltage-controlled oscillator (VCO) with two tuning inputs when used in a wideband GFSK-modulated frequency synthesizer based on a two-point delta-sigma modulation (TPDSM) architecture. One tuning input is provided mainly for the fractional-TV frequency synthesis, and the other one is for the direct GFSK modulation. In the VCO design, the tuning sensitivity for GFSK modulation is optimized including the effects of digital-to-analog converter (DAC). In addition, the size of spiral inductor in the LC tank is minimized without the cost of reducing quality (Q) factor. The implemented TPDSM-based GFSK-modulated frequency synthesizer can achieve a maximum data rate of up to 2.5 Mbps with an FSK error less than 1.4% and a phase-locked loop (PLL) settling time less than 110 μs. The modulated frequency synthesizer with such good performances has promising application potential in a low-power solution for the enhanced data rate (EDR) Bluetooth transmitters.
更多查看译文
关键词
bluetooth,cmos integrated circuits,q-factor,uhf integrated circuits,uhf oscillators,circuit tuning,delta-sigma modulation,frequency shift keying,frequency synthesizers,phase locked loops,voltage-controlled oscillators,2.4 ghz,cmos vco,dac,lc tank,pll,q factor,digital-to-analog converter,enhanced data rate bluetooth transmitters,fractional-tv frequency synthesis,modulated frequency synthesizer,phase-locked loop,quality factor,spiral inductor,tuning inputs,tuning sensitivity,two-point delta-sigma modulation,voltage-controlled oscillator,wideband gfsk,phase lock loop,delta sigma modulation,frequency synthesizer,voltage controlled oscillator
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要