A 56.8 GB/s 0.18 /spl mu/m embedded DRAM macro with dual port sense amplifier for 3D graphics controller

Akira Yamazaki, Takayuli Fujino,Katsuro Inoue,Isao Hayashi, Hideki Noda,Naoya Watanabe,Fukashi Morishita,Junichi Ootani,Masaru Kobayashi,Katsumi Dosaka,Yoshikazu Morooka,Hitoshi Shimano, Shinya Soeda,Atsushi Hachisuka,Yasuyuki Okumura,Kazutami Arimoto,Sanae H Wake,H Ozaki

San Francisco, CA, USA（2000）

引用 2|浏览11

暂无评分

摘要

Advanced 3D graphics (3DG) technology will be used in console game machines, and it is desired to develop a rendering controller chip which can handle real time 3D animation with true colors. Embedded DRAM (eDRAM) technology attracts attention of the 3DG systems, because only eDRAM can satisfy the required data rate. Four or more pipelines, 200 MHz pipeline operating frequency, and 64 b per pixel are required. With this configuration, the required data rate is 39.4 GB/s, assuming the total penalty of 35% for page miss and video refresh. Furthermore, a 120 Mb frame buffer is required for a 1280/spl times/1024-pixels screen. This 0.18 /spl mu/m 32 Mb eDRAM macro satisfies these requirements.

查看译文

关键词

dram chips,cellular arrays,computer animation,computer graphic equipment,embedded systems,operational amplifiers,redundancy,rendering (computer graphics),0.18 micron,3d graphics controller,56.8 gbit/s,console game machines,dual port sense amplifier,embedded dram macro,pipelines,real time 3d animation,rendering controller chip,true colors,real time,chip,3d graphics,satisfiability,3d animation

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要