A single-chip MPEG-2 codec based on customizable media microprocessor

Shunichi Ishiwata,Tomoo Yamakage,Y Tsuboi,Takayoshi Shimazawa, Tomoko Kitazawa,Shuji Michinaka, Kunihiko Yahagi,Hideki Takeda,Akihiro Oue,Tomoya Kodama,Nobu Matsumoto,Takayuki Kamei,Takashi Miyamori,Goichi Ootomo,Masataka Matsui

custom integrated circuits conference（2002）

引用 18|浏览12

暂无评分

摘要

A single-chip MPEG2 MP@ML codec, integrating 3.8M gates on a 72mm2 die, is described. It has a heterogeneous multiprocessor architecture in which six microprocessors with the same instruction set but different customization execute specific tasks such as video, audio etc. concurrently. The microprocessor, developed for digital media processing, provides various extensions such as a VLIW one and a DSP one inherent in its architecture. Making full use of the extensions, the chip executes encoding and decoding of video, audio and system concurrently in real time.

查看译文

关键词

cmos digital integrated circuits,application specific integrated circuits,audio coding,code standards,codecs,data compression,microprocessor chips,multimedia communication,parallel architectures,real-time systems,reduced instruction set computing,video coding,cmos technology,dsp extension,mpeg2 mp@ml codec,risc core,vliw extension,application specific signal processor,audio,customizable media microprocessor,decoding,digital media processing,encoding,heterogeneous multiprocessor architecture,instruction set,single-chip mpeg-2 codec,video,vliw,real time,real time systems,chip,hardware,digital signal processing,digital media

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要