On the cryogenic performance of ultra-low-loss, wideband SPDT RF switches designed in a 180 nm SOI-CMOS technology

Adilson S Cardoso,Partha S Chakraborty,Anup P Omprakash,Nedeljko Karaulac,Prabir K Saha,John D Cressler

SOI-3D-Subthreshold Microelectronics Technology Unified Conference（2014）

引用 1|浏览3

暂无评分

摘要

The RF cryogenic performance of ultra-low-loss, wideband (DC to 40 GHz) single-pole double-throw (SPDT) RF switches implemented in a 180 nm SOI CMOS technology is reported for the first time. Results show that the switch insertion loss (IL), isolation (ISO), small- and large-signal linearity all improve as the temperature decreases. DC characterization of individual transistors was performed and analyzed to provide insight into the mechanisms underlying the observed changes in the RF switches.

查看译文

关键词

cmos integrated circuits,cryogenic electronics,field effect mmic,low-power electronics,microwave switches,silicon-on-insulator,dc characterization,rf cryogenic performance,soi cmos technology,frequency 0 hz to 40 ghz,isolation,large-signal linearity,size 180 nm,small-signal linearity,switch insertion loss,transistors,ultralow-loss wideband single-pole double-throw rf switches

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要