Low power design and analysis of fundamental logics using adiabatic array logic
Signal Propagation and Computer Technology（2014）
摘要
With the advent of adiabatic logic, the MOS-based digital circuit design has shown improvement by leaps and bounds in terms of reducing power. In the same quest, an adiabatic logic family called the Adiabatic Array Logic is used to design some fundamental logic gates- NOT, NAND, NOR and XOR, which shows significant improvement in power dissipation over the static CMOS logic style. Moreover, these proposed circuits also show lesser power dissipation than a very recently developed adiabatic logic called the Two Phase Clocked Adiabatic Static CMOS Logic (2PASCL). The simulation is carried out in NI-Multisim software at 0.18μm, 1.8V CMOS standard process technology over a frequency range of 200-800 MHz.
更多查看译文
关键词
cmos logic circuits,integrated circuit design,logic gates,low-power electronics,mos-based digital circuit design,nand logic gates,nor logic gates,not logic gates,xor logic gates,adiabatic array logic,frequency 200 mhz to 800 mhz,low power design,power dissipation,size 0.18 mum,two phase clocked adiabatic static cmos logic,voltage 1.8 v,2pascl,adiabatic logic,fundamental logic gates,power saving
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要