Author retrospective AEGIS: architecture for tamper-evident and tamper-resistant processing.

ICS(2014)

引用 6|浏览91
暂无评分
摘要
ABSTRACTAEGIS is a single-chip secure processor that can be used to protect the integrity and confidentiality of an application program from both physical and software attacks. We briefly describe the history behind this architecture and its key features, discuss main observations and lessons from the project, and list limitations of AEGIS and how recent research addresses them.
更多
查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要