Multithreaded pipeline synthesis for data-parallel kernels

ICCAD(2014)

引用 39|浏览40
暂无评分
摘要
Pipelining is an important technique in high-level synthesis, which overlaps the execution of successive loop iterations or threads to achieve high throughput for loop/function kernels. Since existing pipelining techniques typically enforce in-order thread execution, a variable-latency operation in one thread would block all subsequent threads, resulting in considerable performance degradation. In this paper, we propose a multithreaded pipelining approach that enables context switching to allow out-of-order thread execution for data-parallel kernels. To ensure that the synthesized pipeline is complexity effective, we further propose efficient scheduling algorithms for minimizing the hardware overhead associated with context management. Experimental results show that our proposed techniques can significantly improve the effective pipeline throughput over conventional approaches while conserving hardware resources.
更多
查看译文
关键词
processor scheduling,data-parallel kernels,loop iterations,pipelining techniques,hardware resources,context switching,scheduling algorithms,multi-threading,context management,loop/function kernels,variable-latency operation,pipeline throughput,multithreaded pipeline synthesis,out-of-order thread execution,hardware overhead,high-level synthesis,in-order thread execution,pipeline processing,throughput,switches,schedules,radio frequency,instruction sets,lna,kernel,ofdm,adaptation,artificial neural network,mimo,receiver
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要