Floating-Point DSP Block Architecture for FPGAs
FPGA, pp. 117-125, 2015.
This work describes the architecture of a new FPGA DSP block supporting both fixed and floating point arithmetic. Each DSP block can be configured to provide one single precision IEEE-754 floating multiplier and one IEEE-754 floating point adder, or when configured in fixed point mode, the block is completely backwards compatible with cur...More
Full Text (Upload PDF)