CEDAR: Modeling impact of component error derating and read frequency on system-level vulnerability in high-performance processors.

•Less accuracy of previous analytical models in WT caches vs. WB caches.•Taking into account component error derating and read frequency.•Improving the accuracy of previous VF estimation techniques up to 91% for WT caches.•Speeding up estimation time up to 10× vs. statistical fault injection techniques.